

Order

Now





SCDS399-AUGUST 2019

# TMUX1247 5-V Bidirectional, 2:1 (SPDT) General Purpose Switch

Technical

Documents


### 1 Features

- Rail to rail operation
- Bidirectional signal path
- 1.8 V Logic compatible
- Fail-safe logic
- Low on-resistance: 3  $\Omega$
- Wide supply range: 1.08 V to 5.5 V
- -40°C to +125°C Operating temperature
- Low supply current: 4 nA
- Transition time: 14 ns
- Break-before-make switching
- ESD protection HBM: 2000 V

## 2 Applications

- Analog and Digital Switching
- I2C and SPI bus Multiplexing
- Remote radio units
- Active antenna system mMIMO (AAS)
- Barcode scanner
- Motor drives
- Building automation
- Analog input module
- Power delivery
- Video surveillance
- Electronic point of sale
- Appliances
- Consumer audio

### **Application Example**



## 3 Description

Tools &

Software

The TMUX1247 is a general purpose complementary metal-oxide semiconductor (CMOS) single-pole (SPDT) switch. TMUX1247 double-throw The switches between two source inputs based on the state of the SEL pin. Wide operating supply of 1.08 V to 5.5 V allows for use in a broad array of applications from personal electronics to building automation. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V<sub>DD</sub>. A low supply current of 4 nA enables use in portable applications.

Support &

Community

20


All logic inputs have 1.8 V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX1247	SC70 (6)	2.00 mm × 1.25 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### TMUX1247 Block Diagram



TEXAS INSTRUMENTS

www.ti.com

# **Table of Contents**

1	Features 1					
2	Арр	lications1				
3	Des	cription1				
4	Rev	vision History 2				
5	Pin	Configuration and Functions 3				
6	Spe	cifications 4				
	6.1	Absolute Maximum Ratings 4				
	6.2	ESD Ratings 4				
	6.3	Recommended Operating Conditions 4				
	6.4	Thermal Information 4				
	6.5	Electrical Characteristics ( $V_{DD} = 5 V \pm 10 \%$ ), GND = 0 V unless otherwise specified				
	6.6	Electrical Characteristics ( $V_{DD} = 3.3 \text{ V} \pm 10 \text{ \%}$ ), GND = 0 V unless otherwise specified7				
	6.7	Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %), GND = 0 V unless otherwise specified				
	6.8	Electrical Characteristics ( $V_{DD}$ = 1.2 V ±10 %), GND = 0 V unless otherwise specified				
	6.9	Typical Characteristics 12				
7	Para	ameter Measurement Information 13				
	7.1	On-Resistance				
	7.2	Off-Leakage Current 13				
	7.3	On-Leakage Current 14				
	7.4	Transition Time 14				
	7.5	Break-Before-Make 15				
	7.6	Charge Injection 15				

	7.7	Off Isolation	16
	7.8	Crosstalk	16
	7.9	Bandwidth	17
8	Deta	iled Description	18
	8.1	Overview	18
	8.2	Functional Block Diagram	18
	8.3	Feature Description	18
	8.4	Device Functional Modes	
	8.5	Truth Tables	19
9	App	lication and Implementation	
	9.1	Application Information	
	9.2	Typical Application	20
10	Pow	ver Supply Recommendations	23
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1	Documentation Support	25
	12.2	Receiving Notification of Documentation Updates	25
	12.3	Community Resources	25
	12.4	Trademarks	25
	12.5	Electrostatic Discharge Caution	25
	12.6	Glossary	25
13		hanical, Packaging, and Orderable mation	25


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2019	*	Initial release.



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN			DESCRIPTION		
NAME	NO.	ITFE?/	DESCRIPTION		
S2	1	I/O	Source pin 2. Can be an input or output.		
V <sub>DD</sub>	2	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.		
S1	3	I/O	Source pin 1. Can be an input or output.		
D	4	I/O	Drain pin. Can be an input or output.		
GND	5	Р	Ground (0 V) reference		
SEL	6	I	Select pin: controls state of the switch according to Table 1. (Logic Low = S1 to D, Logic High = S2 to D)		

(1) I = input, O = output, I/O = input and output, P = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)(2)(3)}$ 

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	6	V
$V_{\text{SEL}}$ or $V_{\text{EN}}$	Logic control input pin voltage (SEL)	-0.5	6	V
$I_{SEL}$ or $I_{EN}$	Logic control input pin current (SEL)	-30	30	mA
$V_{S} \text{ or } V_{D}$	Source or drain voltage (Sx, D)	-0.5	V <sub>DD</sub> +0.5	V
$I_S \text{ or } I_D (CONT)$	Source or drain continuous current (Sx, D)	-50	50	mA
Ι <sub>K</sub>	Diode clamp current <sup>(4)</sup>	-30	30	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

## 6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.08	5.5	V
$V_{\text{S}} \text{ or } V_{\text{D}}$	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V <sub>DD</sub>	V
V <sub>SEL</sub>	Logic control input pin voltage (SEL)	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### 6.4 Thermal Information

		TMUX1247	
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	UNIT
		6 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	243.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	180.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	106.3	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	89.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	106.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics ( $V_{DD}$ = 5 V ±10 %), GND = 0 V unless otherwise specified.

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C		3		Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10 mA	-40°C to +85°C			5	Ω
		Refer to On-Resistance	-40°C to +125°C			6	Ω
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		0.15		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
R <sub>ON</sub> flat		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		1.5		Ω
	On-resistance flatness	I <sub>SD</sub> = 10 mA	-40°C to +85°C		2		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		3		Ω
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_{DD} = 5 V$ Switch Off	25°C		±75		nA
			-40°C to +85°C	-150		150	nA
		$V_D = 4.5 V / 1.5 V$ $V_S = 1.5 V / 4.5 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175		175	nA
	Channel on leakage current	$V_{DD} = 5 V$ Switch On $V_D = V_S = 4.5 V / 1 V$ Refer to On-Leakage Current	25°C		±200		nA
I <sub>D(ON)</sub>			-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>			-40°C to +125°C	-750		750	nA
LOGIC	INPUTS						
VIH	Input logic high		-40°C to 125°C	1.42		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to 125°C	0		0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		–40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Digital input capacitance		25°C		1		pF
C <sub>IN</sub>	Digital input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
			25°C		0.007		μA
IDD	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	-40°C to +125°C			1.5	μA

(1) When  $V_S$  is 4.5 V,  $V_D$  is 1.5 V or when  $V_S$  is 1.5 V,  $V_D$  is 4.5 V.

# Electrical Characteristics ( $V_{DD}$ = 5 V ±10 %), GND = 0 V unless otherwise specified. (continued)

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
DYNAN	IC CHARACTERISTICS						
			25°C		12		ns
t <sub>TRAN</sub>	Switching time between channels	$V_{S} = 3 V$ R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	-40°C to +85°C			18	ns
		π_ = 200 Ω, θ_ = 10 pi	-40°C to +125°C			19	ns
			25°C		8		ns
t <sub>OPEN</sub>	Break before make time	$V_{S} = 3 V$ R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	-40°C to +85°C	1			ns
(BBM)		$R_{L} = 200 \Omega_{2}, O_{L} = 10 \text{ pr}$	-40°C to +125°C	1			ns
Q <sub>C</sub>	Charge Injection	$V_{S} = V_{DD} / 2$ R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF	25°C		-10		рС
	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
O <sub>ISO</sub>		$\begin{aligned} R_{L} &= 50 \; \Omega, \; C_{L} &= 5 \; pF \\ f &= 10 \; MHz \end{aligned}$	25°C		-45		dB
	0	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz	25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz	25°C		-45		dB
BW	Bandwidth	$R_{L} = 50 \Omega, C_{L} = 5 pF$	25°C		250		MHz
$C_{\text{SOFF}}$	Source off capacitance	f = 1 MHz	25°C		7		рF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		23		pF

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

# 6.6 Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %), GND = 0 V unless otherwise specified.

at T <sub>4</sub> = 2	25°C, V <sub>DD</sub> =	3.3 V	(unless	otherwise	noted)
	-o o, • <sub>DD</sub> -	0.0 1	(4111000	0110110100	notou)

	PARAMETER	TEST CONDITIONS	ТА	MIN TYP	MAX	UNIT
ANALO	G SWITCH		l			
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C	4.5		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		12.5	Ω
		Refer to On-Resistance	-40°C to +125°C		13	Ω
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C	0.15		Ω
∆R <sub>ON</sub>	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		1	Ω Ω
	Charmers	Refer to On-Resistance	-40°C to +125°C		1	Ω
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C	3.5		Ω
R <sub>ON</sub>	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C	4		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C	5		Ω
		V <sub>DD</sub> = 3.3 V	25°C	±75		Ω   Ω   Ω   Ω   nA   D nA
		Switch Off	-40°C to +85°C	-150	150	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 3 V / 1 V$ $V_S = 1 V / 3 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175	175	nA
		V <sub>DD</sub> = 3.3 V	25°C	±200		nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On	-40°C to +85°C	-500	500	nA
I <sub>S(ON)</sub>		$V_D = V_S = 3 V / 1 V$ Refer to On-Leakage Current	-40°C to +125°C	-750	750	nA
LOGIC	INPUTS					
V <sub>IH</sub>	Input logic high		-40°C to 125°C	1.35	5.5	V
V <sub>IL</sub>	Input logic low		-40°C to 125°C	0	0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C		±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C	1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		2	pF
POWER	SUPPLY					
1			25°C	0.004		μA
IDD	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	-40°C to +125°C		0.8	μA

(1) When  $V_S$  is 3 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 3 V.

# Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %), GND = 0 V unless otherwise specified. (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IC CHARACTERISTICS					1	
			25°C		14		ns
t <sub>TRAN</sub>	Switching time between channels	V <sub>S</sub> = 2 V R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	-40°C to +85°C			20	ns
		N_ = 200 32, O_ = 10 pi	-40°C to +125°C			22	ns
			25°C		8		ns ns
t <sub>OPEN</sub>	Break before make time	V <sub>S</sub> = 2 V R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	-40°C to +85°C	1			ns
(BBM)		NL = 200 32, OL = 10 pi	-40°C to +125°C	1			ns
$Q_{C}$	Charge Injection	$V_{S} = V_{DD}/2$ $R_{S} = 0 \Omega$ , $C_{L} = 1 nF$	25°C		-6		рС
0	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O <sub>ISO</sub>		$\begin{aligned} R_L &= 50 \ \Omega, \ C_L &= 5 \ pF \\ f &= 10 \ MHz \\ \text{Refer to Off Isolation} \end{aligned}$	25°C		-45		dB
v	Createlly		25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$\begin{aligned} R_L &= 50 \ \Omega, \ C_L &= 5 \ pF \\ f &= 10 \ MHz \\ Refer to Crosstalk \end{aligned}$	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		250		MHz
$C_{SOFF}$	Source off capacitance	f = 1 MHz	25°C		7		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		23		pF

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V (unless otherwise noted)

# 6.7 Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %), GND = 0 V unless otherwise specified.

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C		40		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		0.4		Ω
∆R <sub>ON</sub>	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω Ω Ω Ω nA nA nA nA NA NA V V V V V PF pF
		Refer to On-Resistance	-40°C to +125°C			1.5	
		V <sub>DD</sub> = 1.98 V	25°C		±75		nA
	<b>c</b> (1)	Switch Off	-40°C to +85°C	-150		150	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 1.8 V / 1 V$ $V_S = 1 V / 1.8 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175		175	nA
D(ON)		V <sub>DD</sub> = 1.98 V	25°C		±200		nA
	Channel on leakage current	Switch On	-40°C to +85°C	-500		500	nA nA nA nA nA V V
I <sub>S(ON)</sub>		$V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$	-40°C to +125°C	-750		750	nA
DIGITA	LINPUTS						
VIH	Input logic high		-40°C to +125°C	1.07		5.5	V
VIL	Input logic low		-40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
IH IL	Input leakage current		–40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWEF	SUPPLY						
1			25°C		0.002		μA
DD	V <sub>DD</sub> supply current	Logic Inputs = 0 V or 5.5 V	-40°C to +125°C			0.52	μA

(1) When  $V_S$  is 1.8 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 1.8 V.

# Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %), GND = 0 V unless otherwise specified. (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	MIN TYP MAX		
LOGIC	INPUTS					1	
			25°C		24		ns
t <sub>TRAN</sub>	Switching time between channels	$V_{S} = 1 V$ R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	-40°C to +85°C			44	ns
		$R_{L} = 200 \Omega_{2}, O_{L} = 10 \text{ pr}$	-40°C to +125°C			45	ns
			25°C		16		ns
t <sub>OPEN</sub>	Break before make time	$V_S = 1 V$ $R_L = 200 \Omega$ , $C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		$11_{\rm L} = 200.32, 0_{\rm L} = 10.01$	-40°C to +125°C	1			ns
Q <sub>C</sub>	Charge Injection	$V_{S} = V_{DD}/2$ $R_{S} = 0 \Omega, C_{L} = 1 nF$	25°C		-3		рС
0	Off Instation	$ \begin{array}{l} R_L = 50 \; \Omega, \; C_L = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; Off \; Isolation \end{array} $	25°C		-65		dB
O <sub>ISO</sub>	Off Isolation		25°C		-45		dB
Y	Createlle	$ \begin{array}{l} R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ f = 1 \ MHz \\ Refer to Crosstalk \end{array} $	25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF \\ f = 10 \ MHz \\ Refer to \ Crosstalk \end{array}$	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$	25°C		250		MHz
$C_{\text{SOFF}}$	Source off capacitance	f = 1 MHz	25°C		7		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		23		pF

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 1.8$  V (unless otherwise noted)

# 6.8 Electrical Characteristics ( $V_{DD}$ = 1.2 V ±10 %), GND = 0 V unless otherwise specified.

	25°C, V <sub>DD</sub> = 1.2 V (unless otherw PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
			25°C		70		Ω
R <sub>ON</sub>	On-resistance	$V_{\rm S} = 0 V \text{ to } V_{\rm DD}$	-40°C to +85°C			105	Ω
		I <sub>DS</sub> = 10 mA	-40°C to +125°C			105	Ω
			25°C		0.4		Ω
∆R <sub>ON</sub>	On-resistance matching between channels	$V_{\rm S} = 0$ V to $V_{\rm DD}$	-40°C to +85°C			1.5	Ω   Ω   05 Ω   05 Ω   1.5 Ω   1.5 Ω   1.5 Ω   1.5 Ω   75 nA   75 nA   75 nA   70 µA   410 µA   µA µA   45 µA   45 ns   75 ns
	Channels	Is I <sub>DS</sub> = 10 mA				1.5	Ω
		V <sub>DD</sub> = 1.32 V	25°C		±75		nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off	-40°C to +85°C	-150		150	nA
-()		$V_D = 1.2 V / 1 V$ $V_S = 1 V / 1.2 V$	-40°C to +125°C	-175		175	nA
		V <sub>DD</sub> = 1.32 V	25°C		±200		nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On	-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>		$V_{\rm D} = V_{\rm S} = 1 \text{ V} / 0.8 \text{ V}$	-40°C to +125°C	-750		750	
DIGITA	LINPUTS						
VIH	Input logic high		-40°C to +125°C	0.96			V
V <sub>IL</sub>	Input logic low		-40°C to +125°C			0.36	V
I <sub>IH</sub>			0500		0.005		
I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		–40°C to +125°C			±0.10	μA
C <sub>IN</sub>	Digital input capacitance		25°C		1		pF
C <sub>IN</sub>	Digital input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY		-				
			25°C		0.0015		μA
IDD	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	-40°C to +125°C			0.45	μA
DYNAM	IIC CHARACTERISTICS						
		$V_{IN} = V_{DD}$	25°C		40		ns
t <sub>TRAN</sub>	Switching time between channels	$V_{S} = 1 V$	-40°C to +85°C			175	ns
		$R_L = 200 \ \Omega, \ C_L = 15 \ pF$	-40°C to +125°C			175	ns
			25°C		27		ns
t <sub>OPEN</sub> (BBM)	Break before make time	$V_{S} = 1 V$ R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	–40°C to +85°C	1			ns
			-40°C to +125°C	1			ns
Q <sub>C</sub>	Charge Injection		25°C		±5		рС
•	0.000	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz	25°C		-64		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz	25°C		-44		dB
		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz	25°C		-64		Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω   ΠΑ   nA   pF   pF   ns   ns<
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz	25°C		-44		dB
BW	Bandwidth	$R_{L} = 50 \Omega, C_{L} = 5 pF$	25°C		250		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		7		
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		23		


(1) When  $V_S$  is 1 V,  $V_D$  is 1.2 V or when  $V_S$  is 1.2 V,  $V_D$  is 1 V.

TMUX1247 SCDS399 – AUGUST 2019 TEXAS INSTRUMENTS

www.ti.com

#### 6.9 Typical Characteristics

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)





### 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in Figure 7. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




Figure 7. On-Resistance Measurement Setup

### 7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

The setup used to measure off-leakage current is shown in Figure 8.




Figure 8. Off-Leakage Measurement Setup

N.C.

V<sub>DD</sub> O

V<sub>DD</sub>

GND

 $\downarrow$ 

S1

S2



Transition time is defined as the time taken by the output of the device to rise or fall 10% after the logic control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 10 shows the setup used to measure transition time, denoted by the symbol  $t_{\text{TRANSITION}}$ .

Figure 9. On-Leakage Measurement Setup

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 9 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .

ID (ON)

А

VD

D

IS (ON)

А




Figure 10. Transition-Time Measurement Setup

V<sub>DD</sub>

Ç

V<sub>DD</sub>

D

N.C.

S1

S2



#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 11 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.




Figure 11. Break-Before-Make Delay Measurement Setup

### 7.6 Charge Injection

The TMUX1247 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_c$ . Figure 12 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 12. Charge-Injection Measurement Setup



### 7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 13 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 13. Off Isolation Measurement Setup

Off Isolation = 
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)

### 7.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 14 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 14. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log \left( \frac{V_{OUT}}{V_S} \right)$$

(2)



## 7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 15 shows the setup used to measure bandwidth.




Figure 15. Bandwidth Measurement Setup



# 8 Detailed Description

## 8.1 Overview

The TMUX1247 is an 2:1 (SPDT), 1-channel switch where the input is controlled with a single select (SEL) control pin.

### 8.2 Functional Block Diagram




Figure 16. TMUX1247 Functional Block Diagram

#### 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX1247 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1247 ranges from GND to V<sub>DD</sub>.

#### 8.3.3 1.8 V Logic Compatible Inputs

The TMUX1247 has 1.8-V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provides 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allow the TMUX1247 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches* 

### 8.3.4 Fail-Safe Logic

The TMUX1247 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1247 to be ramped to 5.5 V while  $V_{DD} = 0$  V. Additionally, the feature enables operation of the TMUX1247 with  $V_{DD} = 1.2$  V while allowing the select pin to interface with a logic level of another device up to 5.5 V.



### 8.4 Device Functional Modes

The select (SEL) pin of the TMUX1247 controls which switch is connected to the drain of the device. When a given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as 5.5 V.

The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V<sub>DD</sub> in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or D) should be connected to GND.

### 8.5 Truth Tables

CONTROL LOGIC (SEL)	Selected Source (Sx) Connected To Drain (D) Pin
0	S1
1	\$2

#### Table 1. TMUX1247 Truth Table

TEXAS INSTRUMENTS

www.ti.com

### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TMUX12xx family offers good system performance across a wide operating supply (1.08V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pin supports Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This protection stops the logic pins from back-powering the supply rail. These features of the TMUX12xx, a family of general purpose multiplexers and switches, reduce system complexity, board size, and overall system cost.

#### 9.2 Typical Application

#### 9.2.1 Input Control for Power Amplifier

One application of the TMUX1247 is for input control of a power amplifier. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier, and can stop biasing the power amplifier by switching the gate to GND. Figure 17 shows the TMUX1247 configured for control of the power amplifier.




Figure 17. Input Control of Power Amplifier



### **Typical Application (continued)**

#### 9.2.1.1 Design Requirements

This design example uses the parameters listed in Table 3.

Table 2. Design P	arameters
-------------------	-----------

PARAMETERS	VALUES				
Supply (V <sub>DD</sub> )	5 V				
Mux I/O signal range	0 V to V <sub>DD</sub> (Rail to Rail)				
Control logic thresholds	1.8 V compatible (up to 5.5V)				

#### 9.2.1.2 Detailed Design Procedure

The application shown in Figure 17 demonstrates how to toggle between the DAC output and GND for control of a power amplifier using a single control input. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pin of the switch. The TMUX1247 can support 1.8-V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1247 including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to 5 V and the max continuous current can be 30 mA.

#### 9.2.1.3 Application Curve

A key parameter for this application is the transition time of the device. Faster transition time allows the system to toggle between input sources at a faster rate and allows the output to settle to the final value. The TMUX1247 has a transition time that varies with supply voltage and is shown in Figure 18






Figure 18. T<sub>transition</sub> vs Supply Voltage

#### 9.2.2 Switchable Operational Amplifier Gain Setting

Another example application of the TMUX1247 is to change an Op Amp from unity gain setting to an inverting amplifier configuration. Utilizing a switch allows a system to have a configurable gain and allows the same architecture to be utilized across the board for various inputs to the system. Figure 19 shows the TMUX1247 configured for gain setting application.




Figure 19. Switchable Op Amp Gain Setting

#### 9.2.2.1 Design Requirements

This design example uses the parameters listed in Table 3.

#### Table 3. Design Parameters

PARAMETERS	VALUES				
Input Signal	0 V to 2.75 V				
Mux Supply (V <sub>DD</sub> )	2.75 V				
Op Amp Supply (V <sub>+</sub> / V <sub>-</sub> )	±2.75 V				
Mux I/O signal range	0 V to V <sub>DD</sub> (Rail to Rail)				
Control logic thresholds	1.8 V compatible (up to 5.5V)				



#### 9.2.2.2 Detailed Design Procedure

The application shown in Figure 19 demonstrates how to use a single control input and toggle between gain settings of -1 and +1. If switching between inverting and unity gain is not required, the TMUX1247 can be utilized in the feedback path to select different feedback resistors and provide scalable gain settings for configurable signal conditioning.

The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1247 including signal range and continuous current. For this design with a supply of 2.75 V the signal range can be 0 V to 2.75 V and the max continuous current can be 30 mA.

#### 9.2.2.3 Application Curve






Figure 20. On-Resistance vs Source or Drain Voltage

### **10 Power Supply Recommendations**

The TMUX1247 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 21 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 21. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 22 illustrates an example of a PCB layout with the TMUX1247. Some key considerations are:

- Decouple the V<sub>DD</sub> pin with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

## 11.2 Layout Example




Figure 22. TMUX1247 Layout Example

## **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

Texas Instruments, Improve Stability Issues with Low CON Multiplexers.

Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.

Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.

Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1247DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	247	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

## **TAPE AND REEL INFORMATION**





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1247DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Aug-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	age Drawing Pins SPQ Leng		Length (mm)	Width (mm)	Height (mm)
TMUX1247DCKR	SC70	DCK	6	3000	180.0	180.0	18.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated