# Memory FRAM

# 4 M (512 K × 8) Bit SPI

# MB85RS4MT

#### **■ DESCRIPTION**

MB85RS4MT is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 524,288 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS4MT adopts the Serial Peripheral Interface (SPI).

The MB85RS4MT is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS4MT can be used for 10<sup>13</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM. MB85RS4MT does not take long time to write data like Flash memories or E<sup>2</sup>PROM, and MB85RS4MT takes no wait time.

#### **■ FEATURES**

• Bit configuration : 524,288 words × 8 bits

• Serial Peripheral Interface : SPI (Serial Peripheral Interface)

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

• Operating frequency: 40MHz (Max)

• High endurance : 10<sup>13</sup> times / byte

Data retention : 10 years (+85 °C),95 years(+55 °C), over 200 years(+35 °C)

• Operating power supply voltage: 1.8 V to 3.6 V

Low power consumption: Operating power supply current 2.6mA (Max@40 MHz)

Standby current 50 µA (Max) Sleep current 8µA (Max)


• Operation ambient temperature range : -40 °C to +85 °C

• Package : 8-pin plastic SOP (FPT-8P-M08)

RoHS compliant




## **■ PIN ASSIGNMENT**



## **■ PIN FUNCTIONAL DESCRIPTIONS**

Pin No.	Pin Name	Functional description
1	<del>CS</del>	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■ WRITING PROTECT" for detail.
7	HOLD	Hold pin  This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. While the hold operation, CS has to be retained "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin


## **■ BLOCK DIAGRAM**



## ■ SPI MODE


4

MB85RS4MT corresponds to the SPI mode 0 (CPOL=0, CPHA=0), and SPI mode 3 (CPOL=1, CPHA=1).



## ■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS4MT works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



## **■ STATUS REGISTER**

Bit No.	Bit Name	Function		
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.		
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.		
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of w		
2	BP0	protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.		
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations.  After power ON.  After WRDI command recognition.		
0	0	This is a bit fixed to "0".		

## ■ OP-CODE


MB85RS4MT accepts 9 kinds of command specified in op-code. Op-code is a  $\underline{\text{co}}$ de composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{\text{CS}}$  is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в
FSTRD	Fast Read Memory Code	0000 1011в
SLEEP	Sleep Mode	1011 1001в

#### **■ COMMAND**


#### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.




#### • RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of  $\overline{\text{CS}}$ .




#### • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit <u>0 of</u> the status register is fixed to "0" and cannot be written. The SI value corresponding to <u>bit 0</u> is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the <u>WP</u> signal level until the end of command sequence.




#### • READ

The READ command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 5-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{\text{CS}}$  is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{\text{CS}}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




#### • WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 5-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen  $\overline{\text{CS}}$  will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before  $\overline{\text{CS}}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.




#### • FSTRD

The FSTRD command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 5-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



#### • RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until  $\overline{CS}$  is risen.




#### • SLEEP

The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of  $\overline{\text{CS}}$  after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of  $\overline{\text{CS}}$  after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are ignored and SO changes to a Hi-Z state.



Returning to an normal operation from the SLEEP mode is carried out after  $t_{REC}$  (Max 400  $\mu$ s) time from the falling edge of  $\overline{CS}$  (see the <u>fig</u>ure below). It is possible to return  $\overline{CS}$  to H level before  $t_{REC}$  time. However, it is prohibited to bring down  $\overline{CS}$  to L level again during  $t_{REC}$  period.



#### **■ BLOCK PROTECT**

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	60000н to 7FFFFн (upper 1/4)
1	0	40000н to 7FFFFн (upper 1/2)
1	1	00000н to 7FFFFн (all)


#### **■ WRITING PROTECT**

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

### **■ HOLD OPERATION**

Hold status is retained without aborting a command if HOLD is "L" level while  $\overline{CS}$  is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the  $\overline{HOLD}$  pin transited to "L" level when SCK is "L" level, return the  $\overline{HOLD}$  pin to "H" level at SCK being "L" level. In the same manner, in case the  $\overline{HOLD}$  pin transited to "L" level when SCK is "H" level, return the  $\overline{HOLD}$  pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If  $\overline{CS}$  is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Offic
Power supply voltage*	V <sub>DD</sub>	- 0.5	+ 4.0	V
Input voltage*	Vin	- 0.5	$V_{DD} + 0.5 (\le 4.0)$	V
Output voltage*	Vout	- 0.5	$V_{DD} + 0.5 (\le 4.0)$	V
Operation ambient temperature	TA	<b>- 40</b>	+ 85	°C
Storage temperature	Tstg	<b>- 55</b>	+ 125	°C

<sup>\*:</sup> These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Farailletei	Symbol	Min	Тур	Max	Offic
Power supply voltage*1	V <sub>DD</sub>	1.8	3.3	3.6	V
Operation ambient temperature*2	TA	<b>- 40</b>		+ 85	°C

<sup>\*1:</sup> These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

<sup>\*2:</sup> Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. DC Characteristics

(within recommended operating conditions)

Baramatar	Symbol	Condition		Value		Unit	
Parameter	Symbol	Condition	Min	Тур	Max	J	
		$0 \le C\overline{S} < V_{DD}$			200		
Input leakage current*1	lu	$\overline{CS} = V_{DD}$	_		1	μΑ	
mparisantago sament	11	$\overline{WP}$ , $\overline{HOLD}$ , SCK SI = 0 V to V <sub>DD</sub>	_	_	1		
Output leakage current*2		SO = 0 V to V <sub>DD</sub>			1	μΑ	
		SCK = 1MHz		0.15	0.25		
Operating power supply current	lod	SCK = 33 MHz	_	1.5	2.1	mA	
		SCK = 40 MHz		1.8	2.6		
Standby current	IsB	$SCK = SI = \overline{CS} = V_{DD}$		10	50	μΑ	
Sleep current	Izz	$\overline{CS} = V_{DD}$ All inputs Vss or V <sub>DD</sub>	—	5	8	μА	
Input high voltage	ViH	$V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$	$V_{\text{DD}} \times 0.7$		V <sub>DD</sub> + 0.5	V	
Input low voltage	VIL	$V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$	- 0.5		$V_{\text{DD}} \times 0.3$	V	
Output high voltage	n voltage Vон		V <sub>DD</sub> - 0.5			V	
Output low voltage	Vol	IoL = 2 mA			0.4	V	
Pull up resistance for CS	R₽	_	18	33	80	kΩ	

<sup>\*1 :</sup> Applicable pin :  $\overline{\text{CS}}$ ,  $\overline{\text{WP}}$ ,  $\overline{\text{HOLD}}$ , SCK, SI

<sup>\*2 :</sup> Applicable pin : SO

## 2. AC Characteristics

			Va	lue		
Parameter	Symbol	$V_{DD} = 1.8$	V to 2.7 V	V <sub>DD</sub> = 2.7 V to 3.6 V		Unit
		Min	Max	Min	Max	
SCK clock frequency	fск	0	33	0	40	MHz
Clock high time	tсн	13		11	_	ns
Clock low time	<b>t</b> cL	13		11		ns
Chip select set up time	<b>t</b> csu	10	_	10	_	ns
Chip select hold time	<b>t</b> csн	10		10	_	ns
Output disable time	top	_	12	-	12	ns
Output data valid time	todv	_	13	-	9	ns
Output hold time	<b>t</b> он	0		0	_	ns
Deselect time	t₀	40		40		ns
Data in rising time	<b>t</b> R	_	50	-	50	ns
Data falling time	t⊧	_	50	-	50	ns
Data set up time	<b>t</b> su	5	_	5		ns
Data hold time	tн	5		5		ns
HOLD set uptime	<b>t</b> HS	10		10		ns
HOLD hold time	tнн	10		10	_	ns
HOLD output floating time thz		_	20	_	20	ns
HOLD output active time	<b>t</b> LZ	_	20	_	20	ns
SLEEP recovery time	<b>t</b> REC	_	400	_	400	μS

## **AC Test Condition**


Power supply voltage: 1.8 V to 3.6 V

Operation ambient temperature : -40 °C to +85 °C Input voltage magnitude :  $V_{DD}\times0.7\leq V_{IH}\leq V_{DD}$ 

 $0 \leq V_{\text{IL}} \leq V_{\text{DD}} \times 0.3$ 

Input rising time: 5 ns Input falling time: 5 ns Input judge level: V<sub>DD</sub>/2 Output judge level: V<sub>DD</sub>/2

## **AC Load Equivalent Circuit**




## 3. Pin Capacitance


Parameter	Symbol	Condition	Va	Unit	
raiailletei	Symbol	Condition	Min	Max	Oille
Output capacitance	Со	$V_{DD} = V_{IN} = V_{OUT} = 0 V$ ,	_	8	pF
Input capacitance	Сі	f = 1 MHz, T <sub>A</sub> = +25 °C		6	pF

## **■ TIMING DIAGRAM**


## • Serial Data Timing



## • Hold Timing



### **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol	Value		Unit	condition	
Parameter	Symbol	Min	Max	Ullit	Condition	
CS level hold time at power OFF	tnd	0	_	ns	VDD=2.7 to 3.6V	
CS level floid time at power OFF	tpd	400	_	115	VDD=1.8 to 2.7V	
CS level hold time at power ON	tpu	250		μS		
Power supply rising time	tr	0.05	_	ms/V		
Power supply falling time	tf	0.1		ms/V		

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

### **■ FRAM CHARACTERISTICS**

Parameter	Value		Unit	Remarks	
Farameter	Min	Max	Oilit	Remarks	
Read/Write Endurance*1	10 <sup>13</sup>	_	Times/byte	Operation Ambient Temperature $T_A = +85$ °C Total number of reading and writing.	
	10			Operation Ambient Temperature T <sub>A</sub> = +85 °C	
Data Retention*2	95	_	Years	Operation Ambient Temperature T <sub>A</sub> = +55 °C	
	≥ 200			Operation Ambient Temperature T <sub>A</sub> = + 35 °C	

<sup>\*1 :</sup> Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

<sup>\*2 :</sup> Minimum values define retention time of the first reading/writing data after shipment, and these values are calculated by qualification results.


### ■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

### **■ ESD AND LATCH-UP**


Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥  1000 V
Latch-Up (I-test) JESD78 compliant	MB85RS4MTPF-G-JNE2 MB85RS4MTPF-G-JNERE2	_
Latch-Up (V <sub>supply</sub> overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		_
Latch-Up (C-V Method) Proprietary method		≥  200 V

### · Current method of Latch-Up Resistance Test



Note: The voltage  $V_{IN}$  is increased gradually and the current  $I_{IN}$  of 300 mA at maximum shall flow. Confirm the latch up does not occur under  $I_{IN} = \pm 300$  mA. In case the specific requirement is specified for I/O and  $I_{IN}$  cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

• C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

## ■ MB85RS4MTPF (8-pin plastic SOP) REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)


## ■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

## ■ ORDERING INFORMATION:


Part number	Package	Shipping form	Minimum shipping quantity	
MB85RS4MTPF-G-JNE2	8-pin plastic SOP (FPT-8P-M08)	Tube	1	
MB85RS4MTPF-G-JNERE2	8-pin plastic SOP (FPT-8P-M08)	Embossed Carrier tape	2000	

## **■ PACKAGE DIMENSIONS**





## **■ MARKING**




## **■ PACKING INFORMATION**


#### 1.Tube

### 1.1 Tube Dimensions (FPT-8P-M08)

Tube/stopper shape




### **Tube cross-sections and Maximum quantity**



(Dimensions in mm)

## 1.2 Tube Dry pack packing specifications




Note: The packing specifications may not be applied when the product is delivered via a distributor.

<sup>\*2:</sup> The space in the outer box will be filled with empty inner boxes, or cushions, etc.


<sup>\*3:</sup> Please refer to an attached sheet about the indication label.

#### 1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



#### Label II-A: Label on Outer box [D Label] (100mm × 100mm)




Label II-B: Outer boxes product indicate



Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## 1.4 Dimensions for Containers


## (1) Dimensions for inner box



L	W	Н
540	125	75

(Dimensions in mm)

## (2) Dimensions for outer box





L	W	Н
565	270	180

(Dimensions in mm)

## 2.Emboss Tape

## 2.1 Tape Dimensions






© 2012 FUJITSU SEMICONDUCTOR LIMITED SOL8-EMBOSSTAPE9: NFME-EMB-X0084-1-P-1


(Dimensions in mm)

Material: Conductive polystyrene Heat proof temperature: No heat resistance.Package should not be baked by using tape and reel.

## 2.2 IC orientation




## 2.3 Reel dimensions



### Dimensions in mm

Reel No	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Tape width Symbol	8	1	2	1	16 24		24	32		44		56	12	16	24
Α	254 ± 2	254 ± 2	$330 \pm 2$	254 ± 2	330 ± 2	254 ± 2	330 ± 2				330	) ± 2			
В		$100_{-0}^{+2} \qquad \qquad 100_{-0}^{+2}  150_{-0}^{+2}  100_{-0}^{+2}  150_{-0}^{+2}  100_{-0}^{+2}$							100 ± 2						
С		13 ± 0.2								13 +0.5					
D	21 ± 0.8							20.5 +1 -0.2							
E		2 ± 0.5													
W1	8.4 $^{+2}_{.0}$ 12.4 $^{+2}_{.0}$ 16.4 $^{+2}_{.0}$ 24.4 $^{+2}_{.0}$ 32.4 $^{+2}_{.0}$ 44.4 $^{+2}_{.0}$ 56.4 $^{+2}_{.0}$						12.4 +1	16.4 +1	24.4+0.1						
W2	less than 14.4	less th	an 18.4	less th	an 22.4	less th	an 30.4	less tha	an 38.4	less tha	an 50.4	less than 62.4	less than 18.4	less than 22.4	less than 30.4
W3	7.9 ~ 10.9	11.9	~ 15.4	15.9	~ 19.4	23.9	~ 27.4	31.9 ~	35.4	43.9 ~	- 47.4	55.9 ~ 59.4	12.4 ~ 14.4	16.4 ~ 18.4	24.4 ~ 26.4
r		•		•		•		1.0				•	•	•	





30

<sup>\*2:</sup> The size of the outer box may be changed depending on the quantity of inner boxes.


<sup>\*3:</sup> The space in the outer box will be filled with empty inner boxes, or cushions, etc.

<sup>\*4:</sup> Please refer to an attached sheet about the indication label.


<sup>:</sup> The packing specifications may not be applied when the product is delivered via a distributor.

#### 2.5 Product label indicators


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



Label II-A: Label on Outer box [D Label] (100mm × 100mm)




Label II-B: Outer boxes product indicate



Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## 2.6 Dimensions for Containers


## (1) Dimensions for inner box



Tape width	L	W	Н
16	365	345	40

(Dimensions in mm)

## (2) Dimensions for outer box



L	W	Н
415	400	315

(Dimensions in mm)

## FUJITSU SEMICONDUCTOR LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan http://jp.fujitsu.com/fsl/en/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: System Memory Business Division